Using high quality, anisotropically etched Si waveguides bonded to InGaAsP, the authors demonstrate a hybrid laser, whose optical profile overlaps both Si and III-V regions. Continuous wave laser operation was obtained up to 45°C, with single facet power as high as 12.7 mW at 15°C. Planar Si optical resonators with Q = 4.8ϫ 10 6 are also demonstrated. By using a SF 6 / C 4 F 8 reactive ion etch, followed by H 2 SO 4 / HF surface treatment and oxygen plasma oxide, the optical losses due to the waveguide and the bonding interface are minimized. Changes of optical confinement in the silicon are observed due to waveguide width variation.
I. INTRODUCTION
Integrating silicon electronics with other materials systems is an important way to extend the capabilities of the microelectronics platform. Hybrid systems enable applications that were previously impossible or ineffective in silicon, such as lasers 1 and biosensing. 2 Hybrid optical systems are of particular interest, as they use silicon's capability for low loss passive waveguides 3 but use other materials to avoid functionality limitations from silicon's indirect bandgap. However, direct integration through epitaxy of these systems is problematic due to differences in the lattice constant and thermal expansion coefficients. 4 Recently, waferbonded III-V materials on Si waveguides have produced lasers 1, 5 and modulators. 6 The bonded structure is designed to support a joint optical mode, whose profile overlaps both materials. This architecture is a promising step toward monolithic integration of electronics with optics.
In this article, we demonstrate operation of a hybrid Si/ InGaAsP Fabry-Pérot laser and describe the processing steps and optimization in its production. Si waveguide quality is maximized using a low damage, high fidelity reactive ion etch, and subsequent surface treatment, characterized by Si ring resonator measurements. Low temperature, plasmaassisted wafer bonding 7 is then used to integrate the two material systems. Finally, optical and electrical measurements are made to characterize the hybrid laser.
II. FABRICATION METHODS

A. Pattern definition and plasma etching
Waveguide patterns were defined on silicon-on-insulator ͑SOI͒ wafers with a Si layer thickness from 220 to 900 nm on top of a 2 m SiO 2 buried oxide layer using electron beam lithography. Zeon ZEP520A was spun as 5000 rpm and baked at 180°C for 20 min before exposure with a 100 keV electron beam. After development, patterns were placed in an oven at 150°C for 5 min to cause the resist to reflow, reducing pattern roughness.
The waveguide patterns were transferred using an anisotropic dry etch in an inductively coupled plasma reactive ion etcher ͑Oxford Instruments PlasmaLab System 100 ICP-RIE 380͒, with a typical etch profile seen in Fig. 1 . We utilized a mixed mode plasma etch using SF 6 ͑an etch gas͒ and C 4 F 8 ͑a polymer source gas͒, with process conditions as described in other publications. 8 In contrast to more traditional chopped processes such as the Bosch etch, 9 simultaneous etching and sidewall passivation offers improved sidewall smoothness and reasonable etch rates at room temperature. 10 Also important is the low forward rf power utilized by this etch, which reduces roughness from mask erosion. The etch depth varied in order to leave varying heights of Si remaining.
B. Wafer bonding, mesa definition, and metallization
After etching, the SOI wafer was cleaned by solvents and a 3:1 mixture of H 2 SO 4 :H 2 O 2 ͑10 min at 170°C͒, followed immediately by a HF dip to remove chemical oxide from the SOI wafer and native oxide from the III-V wafer, respectively. The reason for this cleaning step is twofold. First, it removes any remaining organics that would interfere with bonding. Second, it chemically prepares the surface for bonding by hydrogen terminating the surface, maximizing the effect of plasma activation. 7 Similar processing steps have also shown improvements in optical properties of waveguides through removal of absorbing surface states.
11
After cleaning, the surfaces of the wafers were then activated through exposure to a low bias oxygen plasma and bonded together under a pressure of 0.1 MPa at 350°C for 1 h. Following the bonding, the InP substrate was removed by HCl etching and mesa and contact structures were defined lithographically and etched. A mesa structure, centered above the Si waveguide, was formed in the InGaAsP layers using photolithography and a three-phase wet etch. 
-side metallization ͑to side of mesa͒ were deposited by thermal evaporation. The current flow was laterally confined by means of proton implantation at an areal dose of 5 ϫ 10 14 cm −2 and an energy of 170 keV, resulting in high resistance except in a 5 m channel. Finally, the Si substrate was thinned mechanically to increase thermal conductivity to the testing chuck, resulting in a structure, as shown in Fig. 2 .
III. DEVICE MEASUREMENTS
A. Microring resonators
To determine the compatibility of the wafer bonding chemical treatments with low loss photonic structures, we fabricated bare silicon microrings using the same processing steps used for wafer-bonded samples. The devices were fabricated from a SOI wafer with a 220 nm thick Si device layer on a 2 m SiO 2 buried oxide layer, and measured using evanescent coupling from a tapered fiber. 12 On these devices, a thin 30 nm thermal oxide was grown; this differs from wafer-bonded devices which we discovered only required an ultrathin oxide formed from O 2 plasma treatment.
The quality factor Q of the resonator was determined experimentally from the normalized fiber transmission spectrum under weak coupling to the ring. Due to poor phase matching between the fiber and microring modes, coupling is very low even when the fiber is nearly in contact with the ring. However, in this regime the measured Q is nearly the intrinsic Q. Figure 3 show results from a ring with Q = 4.1 ϫ 10 6 and Q = 4.8ϫ 10 6 for the short and long wavelength modes, respectively. This corresponds with a loss of approximately 0.14 dB/ cm. The two modes in the spectrum are a result of coupling due to scattering between the otherwise degenerate clockwise and counterclockwise circulating modes, and are only present because of the otherwise low loss of the waveguide structure. 13, 14 This initial result of a high quality planar structure, as opposed to freestanding geometries, 15 led us to pursue waferbonded structures that incorporate gain with the waveguide.
B. Hybrid lasers
We tested Fabry-Pérot hybrid lasers with lengths from 300 to 1500 m. The Si waveguides were defined on a SOI wafer with 900 nm thick Si device layer on a 2 m SiO 2 buried oxide layer. Results of a typical hybrid laser are shown in Fig. 4 , which shows a device with a lasing threshold voltage V th of 1.3 V and a threshold current density J th of 1.25 kA/ cm 2 . The maximum power output from a single fa- cet was 12.7 mW at 15°C. The inset of Fig. 4 shows the laser spectrum with a central wavelength of 1490 nm. On varying the Si waveguide width w, V th was found to have a local minimum at w ϳ 1.5 m, with dependence shown in Fig. 5 . This behavior can be understood qualitatively by considering the two limiting cases of waveguide width. As width decreases, less of the mode resides in the silicon, and thus experiences less feedback from the Si facets, which are of higher reflectivity than those in the III-V. On the other hand, as width increases, the mode is less confined to the quantum well region and thus requires a higher pump level to reach threshold. Further work on investigating this effect and optimizing our gain structure to utilize the relative strengths of these two regimes is underway.
IV. CONCLUSIONS
We have shown how care in silicon processing steps for hybrid systems can lead to good optical performance. Low loss Si waveguides can be fabricated using resist reflow, lowbias dry etching, and surface chemical treatments. Subsequent integration of these optical structures at low temperature is possible with plasma-assisted wafer bonding. By using the CMOS compatible processes described, we can integrate optics with electronics seamlessly without significantly altering the constraints on upstream processing steps on the silicon. Further improvement is possible with supermode engineering 16 or new materials systems, and will make this architecture even more attractive.
